The Future Circular Collider (FCC-hh) project is a conceptual study whose goal is to design the successor of the Large Hadron Collider, increasing the collision energy from 14 to 100 TeV. The energy stored in the 16-T superconducting dipole magnets and the length of the sectors composing the 100-km FCC tunnel are considerably larger than those in present accelerators. This means that the energy stored in the FCC-hh dipole circuit is likely to be much higher than that in existing superconducting circuits. In the case of magnet quenches or faults, the circuit needs to be protected, i.e., its energy needs to be rapidly dissipated without inducing excessive voltages in the magnet chain. This article proposes a conceptual design for the FCC-hh dipole circuit, which satisfies the constraint of the maximum allowable voltage-to-ground and fulfills additional requirements related to the FCC-hh operation and tunnel layout. A compromise among the considered requirements leads to a relatively simple circuit layout and a large number of circuits for the entire machine. The behavior of the proposed circuit during the critical fast power abort phase is simulated through a numerical model, which covers the electrical circuit domain and the electrothermal magnet domain. Each FCC-hh dipole magnet is protected by means of the coupling-loss-induced quench (CLIQ) protection system, which also acts at the circuit level. The simulations predict severe voltage oscillations in the FCC-hh dipole circuits that may pose a problem for the quench detection system. The simulations also show that the severity of the oscillations is not due to the presence of CLIQ. This protection system can be integrated into the proposed circuit layout and represents an effective protection system for the entire string of FCC-hh dipole magnets.
I. INTRODUCTION
T HE quench protection of superconducting dipole magnets of the Future Circular Collider (FCC-hh) was integrated into the 16-T development program [1] . The adopted protection criterion is that the maximum voltage-to-ground and hot-spot temperature developed in the magnet coils in the case of a quench must be below safe limits [1] . The voltage-to-ground depends on the layout of the circuit employed to feed the magnets. Fig. 1 shows a simplified schematic of the Large Hadron Collider (LHC) dipole circuit featuring 154 dipole magnets in series (M k , with k = 1, . . ., 154). When a magnet quenches, a fast power abort (FPA) is triggered to dissipate the circuit energy rapidly and safely. Both passive and active protection systems are activated at the circuit level. Among the passive systems, a protection diode is connected in parallel to each magnet to bypass the circuit current after the quench. Concerning the active systems, the power converter (PC) is turned OFF, and its crowbar is fired to create a continuity path for the circuit current. The switches SW EE1 and SW EE2 of the energy extraction (EE) systems are opened to create a resistive voltage and discharge the current.
During the FPA phase, the circuit shows the highest voltagesto-ground. In particular, the maximum voltage drop from the magnet coils to ground is composed of two contributions V magnet,gnd = V magnet,circuit + V circuit,gnd (1) where V magnet,circuit is the voltage drop from the magnet coils to the input current lead connecting the magnet to the rest of the circuit (nodes kin, with k = 1, . . . ,154 in Fig. 1 ) and V circuit,gnd is the voltage drop from the input lead to the grounding point (node 0 in Fig. 1 ). The first contribution is the internal voltage distribution of the magnet, and it depends on the unbalance of the inductive and resistive voltage developed during a quench. This is also true for the second contribution, for which the inductive voltage is due to other magnets connected to the circuit, and the resistive voltage is due to EE systems. In the 16-T magnet development program, a maximum budget of 1.2 kV was assigned to V magnet,circuit and 1.3 kV to V circuit,gnd for the healthy circuit. For accelerator circuits with multiple magnets connected in series, these two contributions develop on different time scales. As an example, for the circuit of Fig. 1 , the time constant of all electrical variables at the magnet level is in the order of 100 ms, while the one at the circuit level is in the order of 100 s. Unfortunately, during the development of the internal magnet voltage, the circuit voltage is at its peak, and This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/ therefore, the maximum total voltage-to-ground is the sum of the two contributions. Following these considerations, the budget for the total voltage-to-ground (V magnet,gnd ) equals 2.5 kV.
The quench protection at the magnet level is already addressed in [2] - [4] . The main outcome of this study is that two different active protection systems can be effectively employed to limit the internal voltage-to-ground and hot-spot temperature below safe limits, namely the quench heaters [5] and the couplingloss-induced quench (CLIQ) protection system [6] . As CLIQ guarantees higher margins and offers a simpler design of the protection system, it was indicated as the baseline option. A CLIQ unit consists of a charged capacitor bank that generates oscillations in the magnet transport current that deposit ac losses in the conductor. It acts both at the magnet level (spreading the normal zone after a quench and developing resistance and voltage in the magnet coils) and the circuit level (being electrically connected to the circuit). The companion paper [2] discusses extensively the effect of CLIQ at the magnet level, along with the identification of the CLIQ configurations ensuring that the internal voltage and hot-spot temperature developed in the case of a quench are below safe limits.
This article addresses the protection of FCC-hh dipole magnets at the circuit level. The first topic that is discussed is the design of a circuit featuring a maximum voltage-to-ground during the FPA of 1.3 kV and fulfilling additional constraints related to the FCC-hh operation and tunnel layout. Then, the effect of CLIQ on the circuit protection is discussed by means of numerical simulations of the quench and the subsequent FPA phase. To this end, a numerical circuit model based on netlists is developed in Cadence PSpice, and a finite-element electrothermal model of an FCC-hh dipole magnet protected by CLIQ is developed in COMSOL [7] . These models are then coupled by means of the STEAM cosimulation framework recently developed at CERN [8] that allows performing a consistent simulation through the cooperation of different models. More details on STEAM can be found in [8] - [10] . The cosimulation of the magnet and circuit domains is needed due to the coupling introduced by CLIQ.
II. CIRCUIT DESIGN

A. Critical Protection Aspects
The design and protection of the FCC-hh dipole circuits is an important part of the 16-T development program [1] because the energy stored in the magnets and the length of the sectors composing the 100 km tunnel are much higher than those in present accelerators. Table I shows the nominal current and stored energy for the four options presently considered for the dipole magnets [1] and for the LHC main bending (MB) magnets. The cos-θ magnet, selected as the baseline FCC-hh dipole design, has a nominal current similar to the LHC MB magnet but approximately five times higher stored energy.
In this article, the design and protection of FCC-hh circuits will be discussed considering the parameters of the baseline option. When the alternative magnet designs are also considered, two groups can be identified: cos-θ and block-coil designs have similar nominal currents and stored energies and, therefore, result in the same circuit layout. Common-coil and canted cos-θ options have higher stored energy, which is a clear disadvantage for the circuit protection, and lower inductance, which is instead an advantage for the fast discharge. It will be shown that the proposed circuit layout is modular, i.e., it can be easily adapted to these different features.
As shown in Fig. 2 , FCC-hh dipole magnets are be located in arcs of different lengths: the 8-km-long main arc that interconnects two access points and the 3.2-km-long mini-arcs close to the experiments. As shown in Table II , the number of dipole magnets located in the FCC-hh main arc is, due to the arc length, almost three times higher than the number of magnets in the LHC arc. This is the second critical aspect in the design of the FCC-hh circuits, as the LHC layout shown in Fig. 1 would lead to unacceptable voltages-to-ground when applied to the long FCC-hh arcs. The circuit design is here developed for the most critical main arcs. It will be shown that the proposed circuit architecture can be directly applied also to the mini-arcs.
B. Design Strategy
Let us first consider the possibility of extrapolating the layout of the LHC dipole circuit shown in Fig. 1 to the FCC-hh main arcs. Following this strategy, all the magnets in one arc are connected in series, and two EE systems are located at the circuit ends. The grounding point is located in the middle of the first EE system (EE1) to reduce the maximum voltage-to-ground. The value of the resistance is selected such that the time constant for the fast circuit discharge is in the order of 100 s. The maximum voltage-to-ground during the FPA can be easily calculated aŝ (2) where I nom and L mag are the magnet nominal current and inductance, respectively, R EE and N EE are the resistance and the number of EE systems, respectively, N mag is the number of magnets in series in the circuit, and τ is the discharge time constant. The factor 2 in the formula is due to the aforementioned selection of the grounding point. Equation (2) gives a maximum voltage-to-ground for the considered circuit of 7 kV that is much higher than the 1.3-kV budget. Two different strategies can be applied to reduce the voltageto-ground, namely to decrease the unbalance of inductive and resistive voltage. The first one is to keep the length of the circuit constant and increase the number of EE systems distributing them along the circuit, i.e., along the accelerator tunnel. The second one is to reduce the circuit length by splitting the long circuit into a number of independent circuits and equip each circuit with a single EE system. The second strategy is applied in this article, as it leads to a number of advantages. First of all, it reduces the energy stored in each circuit, limiting the possible consequences of fault scenarios. Second, it allows us to position all EE systems on one side of the arc, i.e., close to the access point. EE systems are bulky devices often subject to maintenance operations. The possibility of placing them close to the access points optimizes the use of space in the tunnel and simplifies their maintenance. The main disadvantages of the sectorization strategy are the multiplication of the electrical feedthroughs and busbars (two per circuit) and of the PCs (one per circuit). These drawbacks can be mitigated by the possibility of installing a superconducting link in the tunnel and considering that highpower PCs have usually a modular structure. From this point of view, a single high-power PC is similar to several PCs with lower power. Moreover, the LHC experience proved that the possible synchronization issues among multiple converters can be effectively solved.
The FCC-hh powering sector (PS) is here defined as half of the 8-km arc, as shown in Fig. 3 . Following the above considerations, each PS is further subdivided into multiple circuits, each equipped with a PC and a single EE system located close to the access points, as shown in Fig. 4 . Since the length of the mini-arcs (3.2 km) is similar to that of the PS (4 km), a comparable number of circuits will be obtained for these two arcs. Considering the number of PS N PS = 16 and mini-arcs N MA = 4 in the machine and their length ratio l MA /l PS = 0.8, the total number of circuits is given by
where N cir/PS is the number of circuits in the 4-km PS, and the parentheses are indicating the ceiling function. 1 Since for each circuit, one PC and one EE system are present, N cir also identifies the total number of these devices.
C. Design Inputs
The circuit design is closely linked to the definition of other accelerator parameters, as, for example, the turnaround time, defined as the time spent between the end of stable beams and the start of the next stable beams period [11] . As discussed in [11] , the circuit ramp-up time to (or equivalently ramp-down time from) nominal current was fixed to 20 min, as for the LHC dipole  TABLE III  CIRCUIT DESIGN INPUTS   TABLE IV  CIRCUIT DESIGN TARGETS   TABLE V CIRCUIT PARAMETERS FOR DIFFERENT VALUES OF N cir/PS circuits, in order to obtain the desired turnaround time. Another input for the circuit design, already discussed in Section I, is the maximum voltage-to-ground during the FPA that should not exceed 1.3 kV. As summarized in Table III , this is needed to limit the voltage withstand level of the electrical insulation of the magnet that has to be much higher than 2.5 kV given by (1), due to the possible presence of faults in the circuit.
D. Design Targets
The circuit design is also closely linked to other accelerator systems, as, for example, PCs. For this reason, a broader perspective than the protection point of view is needed to devise an effective circuit layout. This is shown in Table IV , where different targets considered for the design of the FCC-hh dipole circuits are summarized. The first three targets are related to the circuit layout, targets t.4 and t.5 are linked to the circuit behavior during ramp-up and ramp-down, and targets t.6-t.9 are related to the FPA phase. It is interesting to note the first target is met for N cir/PS → 1, while all the others (t.2-t.9) are met for high values of N cir/PS . This shows, from a qualitative point of view, that the optimal value of circuits per PS is N cir/PS 1. The next section will introduce a circuit layout that meets targets t.1-t.8. The objective t.9 of minimizing the number of spurious triggers of the quench detection system (QDS) will be discussed in Section III. Table V shows the target variables of Table IV for different numbers of circuit in the 4-km PS (N cir/PS ) and compares them with the parameters of the LHC dipole circuits (right column). The number of dipole circuits in the accelerator is given by (3) and increases as N cir/PS increases, while all the other circuit parameters decrease as N cir/PS increases. It can be seen that, for the solution with one circuit per PS, the ramp-up of the circuit is critical due to the high voltage and high power of the PCs. In particular, the PC peak voltage is close to the maximum voltageto-ground budget. The real limit for the circuit design comes, however, from the discharge time constant τ , which identifies the time that is needed to safely discharge the circuit after a quench or a fault. For several reasons, the value of this parameter should not be much higher than 100 s. According to the LHC experience, a larger value of τ would have negative implications on the number of secondary quenches 2 and, therefore, on the cryogenic recovery time. It implies a larger cross section of the busbars, and it also has negative consequences in the case of electrical faults, as all circuit devices need to withstand the fault currents for a longer time. The minimum number of circuits per PS that leads to a discharge time constant in the order of 100 s is N cir/PS = 5. This translates into a total number of dipole circuits equal to 96. This solution appears as a possible compromise among the excessive circuit complexity (target t.1) and the other targets.
E. Proposed Circuit Layout
In Table V , the parameters defining the ramp-up (t.4 and t.5) and the FPA (t.6-t.8) have been calculated considering the standard strategies applied to the LHC dipole circuits: constant voltage for the ramp-up and insertion of a resistor for the fast EE. More sophisticated strategies can be used in these two phases. For the ramp-up, an initial ramp with constant voltage can be followed by a ramp with constant power. This allows one to decrease the peak power of the converters. As an example, if the peak voltage of the converter is doubled at low current, the circuit can be ramped-up in the same time (20 minutes) with almost half of the peak power in Table V. For the FPA phase, one might consider extracting the energy with an active load keeping a constant voltage during the discharge, i.e., linearly decreasing the current [12] . When the current discharge is linear, it is possible to show that the discharge time constant (intended as the time to reach 37% of the initial current) is reduced by 37% with respect to one of the exponential discharges provided by the resistor. The resulting MIITs is reduced by 33%. This means that, when the active EE technique is applied, a number N cir/PS = 3 is sufficient to have a discharge time constant of about 115 s. The total number of circuits is significantly reduced, but the subdivision of the PS into multiple circuits is still needed.
F. Additional Considerations
The numbers presented in the previous section are obtained considering the parameters of the cos-θ magnet listed in Table I . The block-coil design has similar parameters, which lead to the same circuit layout. The common-coil and canted cos-θ magnets are characterized by a significantly smaller inductance (achieved through a higher nominal current), which provides an advantage from the circuit point of view. Considering the same inputs in Table III and the standard EE technique by means of a resistor, the subdivision of the PS into four circuits (N cir/PS = 4) is sufficient to ensure a discharge time constant of about 110 s. The total number of dipole circuits for the FCC-hh is, therefore, reduced from 96 for the cos-θ and block-coil to 80 for the common-coil and canted cos-θ. The main disadvantage for the last two magnet types is that all the circuit elements need to be designed for a higher nominal current. As an example, the busbar copper cross section increases by 50% (from 270 to 400 mm 2 ).
TABLE VI POSSIBLE ELECTRICAL FAULTS AND EXPECTED CONSEQUENCES FOR THE FCC-HH DIPOLE CIRCUITS
Another important consideration is that the proposed circuit layout is obtained starting from the requirements on the nominal operation. A dedicated study is needed to investigate the possible fault scenarios and improve circuit reliability. Such a study is beyond the scope of this article. Nevertheless, the main electrical faults that could occur in the FCC-hh dipole circuit can be discussed here along with the capability of the circuit to tolerate them.
As shown in Table VI , the circuit can tolerate a single short-to-ground if the nominal grounding point is connected through a fuse. In the presence of a short-to-ground, the fuse is blown, and the circuit voltage-to-ground is doubled. The total voltage-to-ground seen by the magnets is, according to (1), V magnet,gnd = 1.2 kV + 2 · 1.3 kV = 3.8 kV. Magnets have to be designed to withstand a voltage larger than this value. The circuit cannot tolerate multiple shorts-to-ground or, equivalently, a short connecting two points with different voltage since this would generate a current loop alternative to the healthy circuit. In this case, magnets and circuit elements belonging to the fault path cannot be protected. An open circuit can be tolerated if it occurs in a circuit section protected by the bypass diode. The energy stored in the fault path is locally released in an uncontrolled way, but, thanks to the diode, the rest of the circuit is subject to normal voltage values. This is not the case if the open circuit occurs in a section that is not protected by the bypass diode. This last fault would imply a distributed and uncontrolled energy release with a high potential to damage the circuit. For this reason, the circuit elements belonging to these parts must be designed and tested to minimize the possibility of open circuits, for example, by means of redundancy.
III. SPURIOUS QDS TRIGGERS
A. Adopted Numerical Model
In the previous section, a layout was proposed for the FCC-hh dipole circuit as a result of the considered input parameters and a compromise among the identified targets. Numerical simulations are needed to test the circuit behavior during the most critical FPA phase. Fig. 5 shows the schematic of the FCC-hh dipole circuit. It features 44 dipole magnets connected in series, one PC with parallel thyristor crowbar, and one EE system grounded in its midpoint. A CLIQ protection system has to be connected to each magnet to protect it in the case Fig. 5 . Schematic of the proposed FCC-hh dipole circuit layout with 44 magnets in series. The presence of the CLIQ protection system and the QDS is also highlighted on the two generic magnets M n and M n+1 . Fig. 6 . Schematic of the lumped element model adopted for magnets from M 1 to M 44 except for M n and M n+1 . of a quench [2] . CLIQ is triggered by the QDS that is also monitoring each magnet. The last target of the circuit design identified in Table IV is to minimize the number of spurious triggers of the QDS in order to maximize the availability of the FCC. As already observed in the LHC, the switching OFF of the PC and the insertion of the EE system generates voltage transients in the circuit [13] . The probability of spurious triggers derives from the transients amplitude and the sensitivity of the quench detection signal on the transients [14] .
In order to study this problem in detail, a numerical model that considers the circuit domain, the magnet electrothermal domain, the CLIQ protection system, and the QDS was developed. The circuit of Fig. 5 was modeled by means of a Cadence PSpice netlist, where all magnets except M n and M n+1 implement the lumped element model already developed in [15] and shown in Fig. 6 . The model considers that each magnet has a parallel diode to bypass the circuit current in the case of quench (I mag < I cir ) and a resistor to limit the amplitude of voltage transients. In order to limit the leakage current flowing through the resistor during the ramp-up to values similar to those in the LHC, the parallel resistance has been set to R p = 500 Ω. The capacitanceto-ground of the FCC-hh cos-θ magnet was estimated by means of an FE electrostatic model and found to be C gnd = 90 nF. Moreover, the inductive and resistive elements in the circuit of Fig. 6 , modeling the effects of eddy currents [13] , [15] , were estimated by means of a COMSOL electrothermal magnet model solving for the interfilament coupling currents [7] and found to be L = 283 mH, k = 0.46, and R = 39 Ω.
Magnet M n in Fig. 5 is subject to a quench and to the subsequent activation of the CLIQ protection system. Fig. 7 shows its lumped element circuit model. The voltage across the two electrical parts (Ep) of each magnet aperture (Ap) is Fig. 7 . Schematic of the lumped element model adopted for the quenching magnet M n . The voltage across the two electrical parts (Ep) of each magnet aperture (Ap) is provided by the COMSOL electrothermal model [7] . Fig. 8 . Schematic of the lumped element model adopted for the magnet M n+1 . The voltage across the two magnet apertures (Ap) is provided by the COMSOL electrothermal model [7] . provided by the COMSOL electrothermal model [7] , through a field-circuit coupling algorithm implemented by the STEAM cosimulation framework [8] . The use of CLIQ requires a series of backward diodes connected in parallel to the magnet [6] , as shown in Fig. 7 . Their function is to provide a continuity path for the current when I mag > I cir due to current oscillations induced by CLIQ. More than one diode is needed to have a total threshold voltage that is higher than the magnet voltage obtained during EE. For the FCC-hh circuit, this voltage is given by V mag,EE = V EE /N mag = 2 · V circuit,gnd /N mag ∼ = 60 V.
The reaction of the QDS to the voltage transients is checked on the neighboring magnet M n+1 (see Fig. 5 ). The selection of this magnet is justified by observations of the LHC dipole circuits, which show that, once a magnet quenches, its neighbors are the most vulnerable to spurious triggers. Fig. 8 shows its lumped element circuit model. The voltage across the two magnet apertures (Ap) is provided by the COMSOL electrothermal model [7] . The model can consider perfectly balanced apertures or, as already observed in the LHC dipole magnets, apertures with slightly different frequency response [13] . The difference of the two aperture voltages is considered as the input of the QDS (v QDS = v Ap1 − v Ap2 ). As in the LHC QDS system [16] , when the differential voltage is larger than a threshold for a period longer than the discrimination time, a quench is detected and the protection systems are activated.
B. Results
The circuit layout described in the previous section was simulated considering different positions in the chain for magnets M n and M n+1 . The highest differential voltage was obtained for position n = 43, i.e., for the QDS of the magnet close to the PC and EE systems, which are the origin of the voltage transients in the circuit. The simulation considered an FPA occurring during the ramp-up of the circuit with a nominal ramp rate of 10 A/s and at different current levels. Two worst cases were observed: the FPA at a nominal current of 11 kA and the FPA at a lower current of 6 kA. Fig. 9 shows the voltage across all magnets (v mag ) and the differential voltage across the apertures of magnet 44 (v QDS ) for these two cases. Fig. 9(a) shows the magnet voltages obtained for an FPA at a current level of 11 kA. At t = 0 s, a quench is detected on magnet 43, the PC is turned OFF, and CLIQ is activated. The voltage across magnet 43 is equal to the forward diode voltage [red trace in Fig. 9(a) ]. The voltage across the other magnets is subject to oscillations that occur after both the shutdown of the PC (t = 0 s) and the activation of the EE system (t = 0.2 s). Fig. 9 (c) shows the differential voltage v QDS across the apertures of magnet 44 in the case of perfectly balanced apertures (blue trace) and unbalanced apertures (red trace). The unbalanced case was obtained by increasing the resistivity of the cable copper matrix in one of the two apertures of the COMSOL model by 50%. This is compatible with the unbalance observed in the LHC dipole magnets [13] . v QDS shows relatively large oscillations when compared to the foreseen quench detection thresholds, especially for the case of unbalanced apertures. For comparison, the threshold and the discrimination time of the LHC QDS system are 100 mV and 10 ms, respectively [16] . These oscillations might produce unwanted triggers of the QDS. Fig. 9 (b) and (d) shows the voltages obtained for an FPA at a current level of 6 kA. The oscillations of v mag and v QDS after the PC switching OFF (t = 0 s) are similar to the ones in Fig. 9(a) and (c), as the ramp rate and the voltage across the PC are the same. On the other hand, the oscillations of v mag and v QDS after the EE insertion (t = 0.2 s) are smaller than the ones in Fig. 9(a) and (c), since the voltage across the resistance of the EE system is lower due to the lower current level. Additional transients are obtained at t ∼ = 0.06 s and t ∼ = 0.09 s due to the CLIQ system protecting magnet 43. When CLIQ is fired at the operating current of 6 kA, I mag in Fig. 7 becomes greater than I cir for 0.06 s ≤ t ≤ 0.09 s, and the backward diodes are activated. In the simulation, the threshold voltage of the series of backward diodes is 80 V. As shown in Fig. 9(d) , this generates additional oscillations of v QDS similar to the ones introduced by the PC switching OFF and EE system activation. In other words, the operation of the CLIQ protection system in a circuit of magnets adds disturbances to the QDS signal but does not significantly increase the probability of spurious triggers.
IV. CONCLUSION
This article proposes a conceptual design for the dipole circuits of the FCC-hh. Two inputs drive the design, namely, a ramp-up and ramp-down time of 20 min, to limit the turnaround time of the machine, and a maximum circuit voltage-to-ground of 1.3 kV during the FPA, to limit the voltage withstand level. Additional targets are included to take into account the tunnel layout and the FCC-hh operation. This article proposes to employ a superconducting link to locate PCs and EE systems, bulky devices often subject to maintenance, close to the access points. The proposed circuit layout results as a compromise between the two most limiting factors: on the one hand, the reduction of the total number of dipole circuits in order to limit the complexity and improve the reliability of the circuit system, and, on the other hand, the reduction of the circuit discharge time, which gives many advantages, such as, for example, the reduction of the cryogenics recovery time. Starting from the experience on the LHC dipole circuits, the compromise is identified as the minimum number of circuits that leads to a discharge time constant in the order of 100 s. In total, 96 circuits are needed to power the cos-θ and block-coil dipole magnets, while 80 circuits are needed for the common coil and canted cos-θ dipole magnets.
By means of numerical simulations, this article also shows the response of the proposed circuit layout during the critical FPA phase. The PC switching OFF and the insertion of the EE system provoke large oscillations in the magnets voltage that could induce spurious triggers of the QDS. This article shows that the amplitude of the oscillations is tightly coupled with the uniformity of the cable parameters across the two magnet apertures. Therefore, one possibility to reduce them is through a tight control of the cable parameters during production.
The simulations also indicate that the CLIQ protection system introduces additional voltage oscillations, whose amplitude is similar to the ones provoked by the insertion of the EE system. This implies that the protection system can be easily integrated into the proposed circuit layout without increasing the probability of spurious triggers of the quench detection units.
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